VHDL for Synthesis

From c7t_wiki

VHDL for Syhtnesis


When and how to use '-'[edit]

kjkjlkjlk


When and how to use for generate...[edit]

jlkjlkj


rising_edge(clock) or (clock'event and clock='1') ?[edit]

lkjlkjlkj


case or if ?[edit]

lkjlkjlkj


signal declaration - initial value[edit]

kl;lk;lk;


Cristian A (talk) 14:39, 2 August 2018 (UTC)