ModelSim

From c7t_wiki

How to run ModelSim from Quartus[edit]

klkllk


How to customize the view of ModelSim using Xilinx ISE[edit]

Error "can not find the file ... " ...[edit]

l;l;


Error ".fdsasdfasdf"[edit]

k;lk;l


Error: (vcom-1436) Actual expression (aggregate) of formal "info" is not globally static.[edit]

 --muxs instantiation with generate
 mux_gen:for i in 3 downto 0 generate
 mux_inst:mux_4to1 
   port map
           (yout=>Bus_Nro(i),sel=>sel,info=>std_logic_vector'(c0(i), c1(i), c2(i), c3(i)));
 end generate mux_gen;

Solution: Given this component:

 component mux_4to1 is
   port(
      -- Input ports
      sel	: in  std_logic_vector(1 downto 0);
      info	: in  std_logic_vector(0 to 3);
      -- Output ports
      yout	: out std_logic
        );		
 end component mux_4to1;


The right way to do the port association is:

 --muxs instantiation with generate
 mux_gen:for i in 3 downto 0 generate
   mux_inst:mux_4to1 
     port map
       (yout=>Bus_Nro(i),sel=>sel,info(0)=>c0(i),info(1)=>c1(i),info(2)=>c2(i),info(3)=>c3(i));
 end generate mux_gen;



Cristian A (talk) 14:45, 2 August 2018 (UTC)